Semiconductor Package With EMI Shield and Fabricating Method Thereof

ABSTRACT

A semiconductor device with EMI shield and a fabricating method thereof are provided. In one embodiment, the semiconductor device includes EMI shield on all six surfaces of the semiconductor device without the use of a discrete EMI lid.

BACKGROUND

Certain embodiments of the disclosure relate to a semiconductor package with electromagnetic interference (EMI) shield and a fabricating method thereof.

A semiconductor package may emit EMI that may interfere with operation of other semiconductor packages. Accordingly, various semiconductor packages may comprise EMI shield to help reduce EMI from being emitted and to block EMI from other sources.

Further limitations and disadvantages of conventional and traditional approaches will become apparent to one of skill in the art, through comparison of such systems with some aspects of the present disclosure as set forth in the remainder of the present application with reference to the drawings.

BRIEF SUMMARY

The present disclosure provides a semiconductor package with EMI shield and a fabricating method thereof.

The above and other objects of the present disclosure will be described in or be apparent from the following description of the preferred embodiments.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is an illustration of devices that may interfere with each other.

FIG. 2 is a cross-sectional view illustrating a semiconductor package according to an exemplary embodiment of the present disclosure.

FIGS. 3-9 are cross-sectional views illustrating various stages in shielding a semiconductor device according to an exemplary embodiment of the present disclosure.

FIG. 10 is an example of a flow diagram for shielding a semiconductor device according to an exemplary embodiment of the present disclosure.

FIG. 11 is a cross-sectional view illustrating a semiconductor package according to an exemplary embodiment of the present disclosure.

DETAILED DESCRIPTION

Various example embodiments of the disclosure will be described in detail with reference to the accompanying drawings such that they can be made and used by those skilled in the art.

Various aspects of the present disclosure may be embodied in many different forms and should not be construed as being limited to the example embodiments set forth herein. Rather, these example embodiments of the disclosure are provided so that this disclosure will be thorough and complete and will convey various aspects of the disclosure to those skilled in the art.

The terminology used here is for the purpose of describing particular embodiments only and is not intended to limit the disclosure. In the drawings, the thickness of layers and regions may be exaggerated for clarity. Like reference numerals refer to like elements throughout.

As utilized herein, “and/or” means any one or more of the items in the list joined by “and/or.” As an example, “x and/or y” means any element of the three-element set {(x), (y), (x, y)}. In other words, “x and/or y” means “one or both of x and y”. As another example, “x, y, and/or z” means any element of the seven-element set {(x), (y), (z), (x, y), (x, z), (y, z), (x, y, z)}. In other words, “x, y and/or z” means “one or more of x, y and z.” As utilized herein, the term “exemplary” means serving as a non-limiting example, instance, or illustration. As utilized herein, the terms “e.g.” and “for example” set off lists of one or more non-limiting examples, instances, or illustrations.

Also, the singular forms are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises,” “comprising,” “includes,” and/or “including,” when used in this specification, specify the presence of stated features, numbers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, numbers, steps, operations, elements, components, and/or groups thereof.

In addition, it will be understood that when an element A is referred to as being “connected to” (or “coupled to”) an element B, the element A can be directly connected to (or coupled to) the element B, or an intervening element C may be present between the elements A and B so that the element A can be indirectly connected to the element B.

Furthermore, although the terms first, second, etc. may be used to describe various members, elements, regions, layers and/or sections, these members, elements, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one member, element, region, layer, and/or section from another. Thus, for example, a first member, a first element, a first region, a first layer, and/or a first section discussed below could be termed a second member, a second element, a second region, a second layer, and/or a second section without departing from the teachings of the present disclosure.

Spatially relative terms, such as “upper,” “lower,” “side,” and the like, may be used for ease of description to describe the relationship of one element or feature to another element(s) or feature(s) as illustrated in the figures. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned upside-down, elements described as “below” or “beneath” other elements or features would then be oriented “above” the other elements or features. Thus, the exemplary term “below” can encompass both an orientation of above and below.

For ease of reference, a semiconductor device that is shielded on all sides in accordance with an embodiment of the disclosure may be referred to as a semiconductor package. However, the use of this term “semiconductor package” does not limit in any way the various embodiments of the disclosure.

The drawings and descriptions may leave out some parts of a semiconductor device/package in order to make the description/explanation clearer. Accordingly, it should be understood that various embodiments of the disclosure may include specific parts (for example, through vias, one or more layers of electrical connections, one or more layers of dielectrics/passivation/insulation, underfills, etc.) that are not described here.

FIG. 1 is an illustration of various devices that may interfere with each other. Referring to FIG. 1, there is shown a smartphone 100 and a laptop 102. In normal operation, the smartphone 100 and the laptop 102 may communicate wirelessly with each other. However, each of these devices may also emit electronic signals (noise) that are not useful to the other device. In some cases, the noise may be strong enough to interfere with operation of another device. Some entities may also want to reduce electronic signals emitted by a device for security purposes. For example, electronic signals emitted by a laptop may be picked up by a nearby party to recreate display images shown on the laptop.

To reduce noise emitted by a device, and to reduce susceptibility to noise from another device, a device manufacturer may provide electromagnetic interference (EMI) shielding for the device. The EMI shield may be at a system level such as for the entire smartphone 100 or the laptop 102, at a chip or electronic component level for a semiconductor package or semiconductor dies, or at different levels in between.

Accordingly, an exemplary embodiment of the disclosure may be a semiconductor package comprising one or more semiconductor devices, an electromagnetic interference (EMI) shield on all external surfaces of the semiconductor package, and an opening in which an electrical interconnect is placed to form electrical contact with a pad.

Another exemplary embodiment of the disclosure may be a method for shielding a semiconductor device, where the method comprises attaching, to the semiconductor device comprising a top encapsulant and a bottom encapsulant, a first carrier to a bottom surface of the bottom encapsulant, for example when the semiconductor device does not have a first carrier already attached. The method may comprise forming an external electromagnetic interference (EMI) shield on all external surfaces of the semiconductor device that are not covered by the first carrier. A second carrier may be attached to a top surface of the top encapsulant and the first carrier may be removed from the bottom encapsulant of the semiconductor device. An external bottom EMI shield may then be formed on a bottom surface of the bottom encapsulant.

A further exemplary embodiment of the disclosure may be a semiconductor package comprising semiconductor devices, where the semiconductor package also comprises a top encapsulant and a bottom encapsulant, and the top encapsulant may encapsulate at least two of the semiconductor devices. An electromagnetic interference (EMI) shield may be on all external surfaces of the semiconductor package, and an internal EMI shield may be between two of the semiconductor devices. Furthermore, an electrical interconnect may be electrically connected to at least one of the semiconductor devices via a pad, where the pad is located in the bottom encapsulant.

FIG. 2 is a cross-sectional view illustrating a semiconductor package according to an exemplary embodiment of the present disclosure. Referring to FIG. 2, there is shown a semiconductor package 200 that is EMI shielded on all six of its sides. The semiconductor package 200 comprises semiconductor dies 212, 214 covered by encapsulant 210 and semiconductor dies 222, 224 covered by encapsulant 220. The semiconductor dies 212, 214, 222, and 224 may be electrically connected to various conductive traces 204 (vias, redistribution layers (RDLs), pads, wires, electrical interconnects, etc.). The conductive traces 204 may be embedded, for example, in a substrate 201 (e.g., a cored or coreless substrate, printed circuit board, built-up signal distribution structure comprising one or more dielectric layers and/or conductive layers, etc.). An electronic device 232 may be connected to the conductive traces 204, which may be, for example, partially or fully embedded in the substrate 201. The conductive traces 204 and the electronic device 232 may be considered to be part of, for example, the substrate 201. An electronic device 234 may also be coupled to a lower surface of the substrate 201. Each of the electronic devices 232 and 234 may be a passive device, an active device, or a combination of passive and active devices.

The electrical connectors 206 (e.g., interconnection structures, such as conductive balls or bumps, conductive posts or pillars, etc.) may be coupled to the pads 208 on a lower side of the substrate 201. The electronic device 234, the electrical connectors 206, and the pads 208 may be covered by an encapsulant 230.

While the term “encapsulant” is used, it should be understood that any similar structure that covers or encapsulates the various semiconductor dies 212, 214, 222, and 224, the electronic devices 232 and 234, the conductive traces 204, the pads 208, etc. may also be referred to as “encapsulant.” Accordingly, molding may be an example of an encapsulant. An encapsulant may comprise an encapsulant material/layer, insulating material/layer, passivation material/layer, dielectric material/layer, etc.

Some examples of encapsulant material may be pre-preg, a build-up film, a polymer, polyimide (PI), benzocyclobutene (BCB), polybenzoxazole (PBO), bismaleimide triazine (BT), a molding material, a phenolic resin, an epoxy, silicone, acrylate polymer, combinations thereof, equivalents thereof, etc.

The inner shield 202′ may act to block electromagnetic signals from the devices covered by the encapsulant 210 to the devices covered by the encapsulant 220, and vice versa. The outer shield 202 on the top, the bottom, and the four sides of the semiconductor package 200 may act to block electromagnetic signals from the semiconductor package 200 from propagating outside the semiconductor package 200, as well as blocking electromagnetic signals from other semiconductor devices (not shown) from entering the semiconductor package 200. Since the semiconductor package 200 is EMI shielded on all six of its sides except for small areas at the bottom where the electrical connectors 206 are located, there should be minimal EMI to other electronic devices due to the semiconductor package 200. Similarly, there may be minimal EMI to the semiconductor package 200 due to other electronic devices external to the semiconductor package 200.

While semiconductor dies were specifically mentioned, various embodiments of the disclosure may also comprise blocking EMI to/from passive devices in the semiconductor package 200 such as, for example, resistors, capacitors, and inductors, as well as from signal traces. Additionally, a semiconductor die may be replaced with a semiconductor device that may comprise semiconductor die(s), discrete active device(s), and/or passive device(s).

FIGS. 3-9 are cross-sectional views illustrating various stages in shielding a semiconductor device according to an embodiment of the present disclosure.

FIG. 10 is an example flow diagram for shielding a semiconductor device according to an exemplary embodiment of the present disclosure. FIGS. 3-9 will be explained in more detail with respect to the exemplary flow diagram of FIG. 10.

At 1002, a semiconductor device 300 of FIG. 3 comprising a double-side molded device may be prepared for EMI shielding. Part of the preparation may be, for example, attaching the semiconductor device 300 to a carrier 310 if a carrier is not present. The carrier 310 may comprise a layer of material that is attached to the semiconductor device 300 to allow various operations and manipulations to be performed on the semiconductor device 300. The carrier 310 may comprise, for example, a metal plate, glass plate, semiconductor wafer or panel, etc. The carrier 310 may be attached to the semiconductor device 300 in any of a variety of manners, for example utilizing an adhesive (e.g., a thermally releasable adhesive, a chemically releasable adhesive, an ultraviolet light releasable adhesive, etc.), utilizing vacuum pressure, utilizing mechanical clamping, etc.).

The semiconductor device 300 may comprise, for example, semiconductor dies 312, 314, 322, and 324, and electronic devices 332 and 334 that may be passive devices or active devices, or a combination of passive and active devices. The semiconductor device 300 may also comprise conductive traces 302 (vias, RDLs, pads, wires, electrical interconnects, etc.). The conductive traces 302 may be embedded, for example, in a substrate 308. The semiconductor dies 312, 314, 322, and 324 may be covered by an encapsulant 306 (e.g., an upper encapsulant), and the conductive traces 302 and the electronic device 332 may be embedded in the substrate 308. The electronic device 334 may be covered by an encapsulant 304 (e.g., a lower encapsulant). Note that the encapsulant 306 and the encapsulant 304 may be, but need not be, formed of a same material.

While the term “encapsulant” is used, it should be understood that any similar structure that covers or encapsulates the various semiconductor dies 312, 314, 322, and 324, and the electronic device 334, etc. may also be referred to as “encapsulant.” Accordingly, an encapsulant may be any suitable encapsulant material/layer, insulating material/layer, passivation material/layer, dielectric material/layer, etc.

Some examples of encapsulant material may be pre-preg, a build-up film, a polymer, polyimide (PI), benzocyclobutene (BCB), polybenzoxazole (PBO), bismaleimide triazine (BT), a molding material, a phenolic resin, an epoxy, silicone, acrylate polymer, combinations thereof, equivalents thereof, and the like.

At block 1004, an internal shield is formed. This can be seen in the semiconductor device 300 of FIG. 4A where a space 401 is formed in the encapsulant 306, and the semiconductor device 300 of FIG. 4B where an internal shield 402 is formed in the space 401. The space 401 shown in FIG. 4A may be formed by removing a portion of the encapsulant 306 to form the separated encapsulants 410 and 420, where encapsulant 410 covers the semiconductor dies 312, 314 and encapsulant 420 covers the semiconductor dies 322, 324. The removal of a portion of the encapsulant 306 to form the space 401 may use any appropriate method, such as, for example, using a mechanical process such as sawing, using a chemical process, using a laser, using a jet of fluid or gas, etc. The space 401 may, for example extend completely between opposite sides of the device 300, but need not. The space 401 may, for example, be characterized as a gap, a trench, a hole, etc.

As shown in FIG. 4B, the space 401 may be filled with appropriate material for EMI shielding to form the internal shield 402. The internal shield 402 may be appropriate material that may block at least some EMI signals. For example, the internal shield 402 may comprise one or more suitable shielding materials such as copper, silver, gold, aluminum, tin, brass, bronze, steel, superpermalloy, mumetal, graphite, composite material, etc.

The material for the internal shield 402 may be deposited using a suitable deposition process depending on the dimensions of the internal shield 402 and/or the characteristics of the material, such as, for example, sputtering, electroplating, electroless plating, vacuum deposition, dipping, printing, injecting, flooding, etc.

At 1006, external EMI shielding is provided at five sides of the semiconductor device. For example, the semiconductor device 300 of FIG. 5 is shown with the addition of external shield 502 on the five sides that are exposed (i.e., not covered by the carrier 310). The external shield 502 may be formed of one or more suitable EMI shielding materials such as, for example, copper, silver, gold, aluminum, tin, brass, bronze, steel, superpermalloy, mumetal, graphite, composite material, etc. The material for the external shield 502 may be deposited using a suitable deposition process such as, for example, sputtering, electroplating, electroless plating, vacuum deposition, dipping, printing, injection, flooding, etc. Note that the external shield 502 may be, but need not be, formed of a same material as the internal shield 402. Also note that block 1006 and the forming of the shielding at block 1004 may be performed simultaneously utilizing a same forming (or deposition) process.

At 1008, a carrier 610 is added on top of the semiconductor device 300, as shown in FIG. 6A, and the carrier 310 is removed from the bottom of the semiconductor device 300, as shown in FIG. 6B. Referring to FIG. 6A, the carrier 610, which may be, for example, similar to the carrier 310, may be attached to the top of the semiconductor device 300. The carrier 610 may be, for example, attached to the top of the semiconductor device 300 in a manner similar to the manner in which the carrier 310 was attached to the bottom of the semiconductor device 300, or may be attached utilizing another suitable method.

Referring to FIG. 6B, after attaching the carrier 610, the carrier 310 may be removed using any of the various methods that may be suitable. For example, the carrier 310 may be pulled or peeled off; the adhesive (if used) may be dissolved or thermally released or UV released; the carrier 310 may be etched off or removed using laser, abrasion or grinding, jets of fluid or gas, etc. Accordingly, the bottom surface of the semiconductor device 300 may now be exposed.

At 1010, as shown in FIG. 7, the bottom surface may be deposited with EMI shielding material as, for example, the top surface and/or the vertical side surfaces were deposited with EMI shielding material. The semiconductor device 300 has now been processed to the semiconductor package 700 where all sides are EMI shielded. The EMI shielding material for the external bottom shield 702 for the bottom surface may be similar to the EMI shielding material for the external shield 502, although it need not necessarily be the same material. The process of forming the external bottom shield 702 may also be similar to the process of forming the external shield 502 for the top surface of the semiconductor package 700, although it need not be the same method. Note that the orientation of the device 700 as illustrated in FIG. 7 is kept consistent with other figures for illustrative clarity. During the forming of the external bottom shield 702 or during any processing step discussed herein, the orientation of the device 700 or any example device shown herein may be changed.

At 1012, the semiconductor package 700 of FIG. 8A may have portions of the EMI shielding material 702 and the encapsulant 304 removed to form openings 802 that provide access to pads 320. The EMI shielding material 702 may be removed by any of various suitable methods such as mechanical ablation, chemical etching, laser ablation, utilizing a jet of fluid or gas, etc. Once the encapsulant 304 is exposed, the process for exposing the pads 320 may be any method suitable. For example, portions of the encapsulant 304 may be removed using a suitable process such as, for example, laser ablation, although other processes such as chemical ablation, mechanical ablation, using a jet of fluid or gas for ablation of portions of the encapsulant 304, etc. may be used if suitable.

The ablation process may be a single step or multi-step process. For example, a two step ablation process is shown in FIGS. 8B to 8D. In the first step shown in FIGS. 8B and 8C, for example, a laser (or other material removal technique) may be used to remove the EMI shielding material 702 to start the opening 802, and the laser may be further used to remove a first desired portion of the encapsulant material 304 to form a first depression (or first portion of the opening 802). Then, in a second step shown in FIG. 8D, the laser (or other material removal technique) may be used to form a second depression (or second portion of the opening 802) to expose the pads 320. The second depression may be, for example, narrower than the first depression, but this need not be the case. Each of the respective depressions (or opening portions) may have respective vertical or sloped sides. As shown in FIG. 8D, in an example implementation in which the second depression is narrower than the first depression, there may be a shelf at the boundary of the first and second depressions. Such a shelf may, for example, provide a buffer space between an electrical connector (to be attached to the pad 320 later) and the external bottom shield 702.

Another process may be a three step process, for example, comprising first removing the EMI shielding material 702, then performing the first stage removal of the encapsulant material 304, then performing the second stage removal of the encapsulant material 304. Another process may allow, for example, multiple sweeps of the laser (or jets of gas or fluid) where the width of the depression is controlled for each sweep of the laser. Accordingly, various processes may be used to form different shapes of the opening 802 to expose the pads 320.

In yet another example implementation, a one step process may be utilized to form the opening 802. For example, a single laser ablation (or other material removal) step may be performed to form the opening 802. In such an implementation, the opening 802 may have continuous side walls (e.g., vertical side walls, sloped side walls, etc.).

At 1014, the semiconductor package 700 of FIG. 9 may have electrical interconnects 902 attached to the pads 320. The electrical interconnects 902 may be any suitable interconnect such as, for example, a conductive balls or conductive pillars. The conductive balls or pillars may be made of any suitable material. For example, the electrical interconnect 902 may be solder ball that may be heated (for example, using a solder reflow process) to melt at least some of the solder ball to form a connection to the pad 320 when the melted solder cools. Also for example, the electrical interconnect 902 may comprise a copper pillar or post that is plated on the pad 320 through the opening 802. Any appropriate method may be used for attaching the electrical interconnects 902 to the pads 320. The method of attaching the electrical interconnects 902 may depend on the type of interconnect.

When the EMI shielding of the semiconductor package 700 is finished, the carrier 610 may be removed with an appropriate method, which may be similar to the method described with respect to the carrier 310. The semiconductor package 700 may then be ready for assembly as part of, for example, a printed circuit board.

Various other processes can be followed for shielding all six sides of a semiconductor device. For example, some embodiments may form the internal shield 402 and the external shield 502 at the same time. Other embodiments may form the external shield 502 on only a portion of the vertical side surfaces of the semiconductor device 300 along with the external shield 502 on a top surface of the semiconductor device 300. Then, in a later step, the remainder of the external shield 502 may be formed on the vertical side surfaces of the semiconductor device 300 along with forming the external bottom shield 702 on the bottom surface of the semiconductor device 300.

In such a process, there may be another step to smooth out any overlap there may be of the external shield 502 on the vertical side surfaces of the semiconductor package 700. The overlap may be, for example, from overlapping that may occur on a given area of the vertical side surfaces from when the external shield 502 is formed on the top surface of the semiconductor device 300, and from when the external bottom shield 702 is formed on the bottom surface of the semiconductor device 300. The smoothing step may also be used with other embodiments as needed.

Additionally, various embodiments may also backfill the opening with a filler material, molding material, insulating material, or any other appropriate material. Furthermore, the internal shield 402, the external shield 502, and/or the external bottom shield 702 may be optionally connected to, for example, a ground path/plane of the semiconductor package 700 or to an electrical interconnect(s) that can be connected to a ground path/plane of a device/PCB to which the semiconductor 700 is mounted.

For example, referring to FIG. 9, the grounding of the internal shield 402, the external shield 502, and/or the external bottom shield 702 may be made, for example, by electrically connecting the internal shield 402 to a ground portion of the conductive trace 302, or by electrically connecting the external shield 502 to the ground portion of the conductive traces 302 at the sides of the semiconductor package 700.

FIG. 11 is a cross-sectional view illustrating a semiconductor package according to an embodiment of the present disclosure. Referring to FIG. 11, there is shown an embodiment where the internal shield 402, the external shield 502, and/or the external bottom shield 702 are electrically connected to a conductive interconnect 1102. In such cases, an electrical connection 1104 may be formed, for example, from the external bottom shield 702 to a conductive interconnect 1102. When such an electrical connection 1104 is made, the opening 802 into which the conductive interconnect 1102 was placed may be back filled to provide support for the electrical connection 1104 that will connect the external bottom shield 702 to the conductive interconnect 1102. The backfill 1106 may use any suitable material such as, for example, filler material, molding material, insulating material, and/or other appropriate material. The particular material used for backfilling may depend on, for example, the material that makes up the encapsulant 304. The pad 1108 may either be electrically isolated from other parts of the semiconductor package 700 or connected to ground trace/plane of the semiconductor package 700.

In another implementation, a first of the openings 802 (e.g., corresponding to a ground interconnect) may be formed to be narrower than others of the openings 802 (e.g., corresponding to general electronic signals). In such an implementation, when the interconnect is formed (e.g., solder reflowed), the interconnect may make electrical contact with the external bottom shield to provide a ground signal contact.

While a typical semiconductor device may have six sides, the disclosure also applies to a semiconductor device having a different number of sides. Additionally, the semiconductor device may have different number of semiconductor dies, different number of internal shields, different number of layers of semiconductor dies, etc. Additionally, while the various semiconductor devices/packages 200, 300, 700 are described as comprising semiconductor dies, it should be understood that a semiconductor device/package may comprise other semiconductor device(s)/package(s), semiconductor dies, passive devices, etc.

Additionally, while the electrical interconnects 902 are described as being electrically connected to the pads 320 that are covered by the encapsulant 304, various embodiments of the disclosure need not be so limited. For example, a pad 320 may be embedded in the encapsulant 304 with at least a bottom surface of the pad 320 exposed. However, it may be noted that if more than the bottom surface of the pad 320 is exposed from the encapsulant 304, then the exposed areas of the pad 320 may need to be insulated to protect from short circuiting to the external bottom shield 702 if an electrical connection between the external bottom shield 702 and the pad 320 is not desired. The insulation may be provided either during forming of the encapsulant 304 or by an additional step prior to forming the external bottom shield 702.

While the semiconductor package with EMI shield and the fabricating method thereof according to various aspects of the present disclosure have been described with reference to certain supporting embodiments, it will be understood by those skilled in the art that the present disclosure not be limited to the particular embodiments disclosed, but that the present disclosure will include all embodiments falling within the scope of the appended claims. 

1-20. (canceled)
 21. An apparatus, comprising: a substrate comprising conductive traces, a substrate top side, a substrate bottom side, and substrate sidewalls between the substrate top side and the substrate bottom side; a first semiconductor device coupled to one or more of the conductive traces via the substrate top side; a first encapsulant that encapsulates the first semiconductor device, the first encapsulant comprising a first encapsulant top side, a first encapsulant bottom side, and first encapsulant sidewalls between the first encapsulant top side and the first encapsulant bottom side; an electromagnetic interference (EMI) shield comprising: an EMI shield top portion that covers the first encapsulant top side; an EMI shield bottom portion that covers the substrate bottom side; and EMI shield sidewall portions that cover the first encapsulant sidewalls and the substrate sidewalls; and an electrical interconnect on the substrate bottom side, wherein the electrical interconnect is exposed from the EMI shield bottom portion and is coupled to one or more of the conductive traces via the substrate bottom side.
 22. The apparatus of claim 21, wherein the EMI shield entirely covers the first encapsulant top side, the first encapsulant sidewalls, and the substrate sidewalls.
 23. The apparatus of claim 21, further comprising: a second semiconductor device coupled to one or more of the conductive traces via the substrate top side; and wherein the EMI shield comprises an EMI shield internal portion between the first semiconductor device and the second semiconductor device.
 24. The apparatus of claim 23, wherein the EMI shield internal portion couples the EMI shield to a ground portion of the conductive traces.
 25. The apparatus of claim 21, further comprising: a ground interconnect; wherein the ground interconnect extends through the EMI shield bottom portion; and wherein the ground interconnect is coupled to a ground portion of the conductive traces.
 26. The apparatus of claim 25, wherein: the ground interconnect contacts the EMI shield bottom portion as the ground interconnect passes through EMI shield bottom portion; and the electrical interconnect passes through the EMI shield bottom portion without contacting the EMI shield bottom portion.
 27. The apparatus of claim 21, further comprising: an electronic device coupled to the substrate bottom side; and a second encapsulant that encapsulates the electronic device.
 28. The apparatus of claim 27, wherein the EMI shield bottom portion completely covers an orthogonal projection of the electronic device upon the EMI shield bottom portion.
 29. The apparatus of claim 28, wherein: the second encapsulant comprises a planar surface; and the EMI shield bottom portion completely covers the planar surface of the second encapsulant.
 30. The apparatus of claim 28, wherein: the second encapsulant comprises a lower-most surface; and the EMI shield bottom portion completely covers the lower-most surface of the second encapsulant.
 31. The apparatus of claim 21, comprising: a second encapsulant that encapsulates the substrate bottom side; and an opening through the EMI shield bottom portion and the second encapsulant; wherein the electrical interconnect passes through the opening; wherein the opening comprises: a first depression in the second encapsulant; a second depression in the second encapsulant; and a shelf at a boundary between the first depression and the second depression; wherein the second depression is closer to the substrate bottom side than the first depression; and wherein a width of the second depression is narrower than a width of the first depression.
 32. The apparatus of claim 21, wherein the first semiconductor device comprises a semiconductor die.
 33. An apparatus, comprising: a substrate comprising a substrate top side, a substrate bottom side, and substrate sidewalls between the substrate top side and the substrate bottom side; a first semiconductor device coupled to the substrate top side; a first encapsulant comprising a first encapsulant top side, a first encapsulant bottom side, and first encapsulant sidewalls between the first encapsulant top side and the first encapsulant bottom side, wherein the first encapsulant encapsulates the first semiconductor device and the substrate top side; an electromagnetic interference (EMI) shield covering the first encapsulant top side, the first encapsulant sidewalls, the substrate sidewalls, and the substrate bottom side; and interconnects that extend through the EMI shield and couple to the substrate bottom side.
 34. The apparatus of claim 33, wherein: the EMI shield comprising an EMI shield bottom portion; and the EMI shield bottom portion includes no openings other than openings through which the interconnects pass.
 35. The apparatus of claim 33, wherein: the interconnects include an innermost left-side interconnect separated from an innermost right-side interconnect by a first distance; and the EMI shield covers the substrate bottom side along a majority of the first distance between the innermost left-side interconnect and the innermost right-side interconnect.
 36. The apparatus of claim 33, further comprising: a second semiconductor device coupled to the substrate top side; and wherein the EMI shield comprises an EMI shield internal portion between the first semiconductor device and the second semiconductor device.
 37. The apparatus of claim 36, wherein the EMI shield internal portion couples the EMI shield to a ground portion of the substrate.
 38. The apparatus of claim 33, wherein: the interconnects include electrical interconnects and one or more ground interconnects; each ground interconnect extends through a respective ground interconnect opening in the EMI shield and contacts the EMI shield at its respective ground interconnect opening; each electrical interconnect extends through a respective electrical interconnect opening in the EMI shield; and each electrical interconnect opening provides a respective gap, between the EMI shield and the respective electrical interconnect passing therethrough, that is less than a width of the respective electrical interconnect.
 39. A method, comprising: coupling a first semiconductor device to a substrate top side of a substrate, wherein the substrate comprises the substrate top side, a substrate bottom side, and substrate sidewalls between the substrate top side and the substrate bottom side; encapsulating the first semiconductor device in a first encapsulant, wherein the first encapsulant comprises a first encapsulant top side, a first encapsulant bottom side, and first encapsulant sidewalls between the first encapsulant top side and the first encapsulant bottom side; covering the first encapsulant top side, the first encapsulant sidewalls, and the substrate sidewalls with an electromagnetic interference (EMI) shielding material to form a first EMI shield portion that covers the first encapsulant top side, the first encapsulant sidewalls, and the substrate sidewalls; covering the substrate bottom side with the EMI shielding material to form a second EMI shield portion that covers the substrate bottom side and contacts the first EMI shield portion; forming an interconnect opening through the second EMI shield portion to the substrate bottom side; and connecting an interconnect to the substrate bottom side such that the interconnect passes through the interconnect opening.
 40. The method of claim 39, further comprising: encapsulating the substrate bottom side in a second encapsulant; wherein covering the substrate bottom side with the EMI shielding material comprises covering a surface of the second encapsulant with the EMI shielding material; and wherein forming the interconnect comprising forming the interconnect opening through the second encapsulant. 